

Shark Bay Platform

PCB Version	-1
Project name	General-SFF
Project Code	91.3KZ01.001
PCB Number	12127
PCB Size	244mmX 200mm, t=1.6mm, 4-layers
PCB P/N	48.3KZ06.011
SCH Ver	A00

On Board Header and Jump setting

CONN	Default	DESCRIPTION
MECLR1	1-X	FOR AUD_LINK_SDO_R ENABLE AND FLASH
CMCLR1	1-3	Reset CMOS data (Debug Only)
PWCLR1	1-3	PASSWORD CLEAR
USBF3		2X10 pin USB3.0 header
USBF1		2X5 pin USB2.0 header
AUDF1		2X5 Front Panel Audio header
FNCPU1		1X4 pin CPU FAN
ATX1		2X12 ATX POWER CONN
XDPC1		60 pin XDP connector for CPU
LPC1		2X7 LPC debug port header (Debug Only)
LEDH1		2X6 Front Panel Header
USBF2		2X5 pin USB2.0 header
ATX12V		2X2 ATX12V POWER CONN

Board ID

[4..1]	Description
1110	

Major IC version/part number/vender

FUNCTION	Description	Version	WST P/N	Vendor
PCH		C1		INTEL
Realtek Lan	IC LAN RTL8151GD-CG QFN 32P(DELL)		71.08151.M06	REALTEK
SIO	IC SUPER IO IT8772E/EX LQFP 64P		71.08772.B0G	ITE
Audio Codec	IC AUDIO CODEC ALC3600-CG LQFP 48P		71.03600.00G	REALTEK







Index

PAGE	TITLE	Quantity
01	Cover Page	
02	BLOCK DIAGRAM	
03	Power Delivery	
04	POWER GOOD AND RESET DIAGRAM	
05	CLOCKS DIAGRAM	
06	Power Sequence	
07	POWER Map	
08	GPIO TABLE	
09	TBD	
10	CPU uLGA 1150 1	
11	CPU uLGA 1150 2	
12	CPU uLGA 1150 3	
13	CPU uLGA 1150 4	
14	XDP/80 PORT HEADER	
15	DDR3 CHA DIMM 0	
16	TBD	
17	DDR3 CHB DIMM 0	
18	TBD	
19	Lynxpoint AUDIO/GPIO/SPI	
20	Lynxpoint CLK	
21	Lynxpoint SATA/FAN/DP/VGA	
22	Lynxpoint FDI/PCIE/DMI/USB	
23	Lynxpoint GND/STRAPS	
24	Lynxpoint_POWER	
25	SATA Port	
26	PCIEX16 CONNECTOR	
27	VGA Port	
28	HDMI Port	
29	Display Port (TBD)	
30	FRONT USB3.0&2.0 HEADER	
31	USB+RJ45	
32	TBD	
33	REAR USB3.0	
34	USB2.0	
35	LAN RTL8151GD	
36	AUDIO CODEC ALC3600	
37	AUDIO CODEC JACKS	
38	TBD	
39	SIO ITE8772	
40	FAN CIRCUITS/HOLE	
41	TPM(NEW)	
42	PCIEX1 CONNECTOR	
43	MINI PCIE SLOT	
44	EMC(TBD)	
45	PWR/FNT PNL	
46	DUAL POWER	
47	DDR POWER	
48	SYSTEM POWER	
49	TBD	
50	CPU_VRD 12-5_1	
51	CPU_VRD 12-5_2	


BOM Configuration
Unmount: (R)

PCB BOARD SIZE
200mmX 244mm
4 Layer


Internal Slot/Header
Front/Rear IO
Chipset




CPU 2X2 POWER CONN




ATX 2X12 POWER CONN



RESET / Power Good MAP





Note: is Reserve
Note: Rs is series resister

www.vinafix.vn

DMI Message

PLTRST

H PWRGD

RAMPWRGD

PWRGD 3V

PCH_SYSPWROK

PSPWRGD

V_CPU_CORE

V_1P5_PCH/
V_1P05_PCH

SLP S3 N

V_SM

SLP_S4_N

+12/VCC/VCC3

PS_ON_N

SIO_PSON*

SLP S3 N

SLP_S4_N

SUSCLK

SUSACK_N

SUS_WARNB

RSMRST_SIO_N

SB5V/SB3V

SLP_SUSB

PS_ON_N

PCH_SIO_DPWROK


V_5P0_A/V_3P3_A

RTCCLK


RTCRST#

VccRTC

3.3V




1.5V




TBD

<Variant Name>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei
Title		
Size A	Document Number ROSA General-SFF	Rev -1A
Date:	Thursday, August 15, 2013	Sheet 8 of 51

TBD

<Variant Name>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei
Title TBD		
Size A	Document Number ROSA General-SFF	Rev -1A
Date:	Thursday, August 15, 2013	Sheet 9 of 51

-1A

PCIEX16

26 EXP_A_RX_DP0_15] <<<
26 EXP_A_TX_DN0_15] <<<
26 EXP_A_RX_DP0_15] <<<
26 EXP_A_TX_DN0_15] <<<

DMI



22 DMI.IT_MR_DP0_3] <<<
22 DMI.IT_MR_DN0_3] <<<
22 DMI.MT_IR_DP0_3] <<<
22 DMI.MT_IR_DN0_3] <<<

FDI


22 FDI_CSYSNC <<<
22 FDI_INT <<<
22 FDI_TX_DN0_1] <<<
22 FDI_TX_DP0_1] <<<
20 CK_DP_DP <<<
20 CK_DP_DN <<<

HDMI


28 DDSP_C_TX_DP_0 <<<
28 DDSP_C_TX_DN_0 <<<
28 DDSP_C_TX_DP_1 <<<
28 DDSP_C_TX_DN_1 <<<
28 DDSP_C_TX_DP_2 <<<
28 DDSP_C_TX_DN_2 <<<
28 DDSP_C_TX_DP_3 <<<
28 DDSP_C_TX_DN_3 <<<



Load Plate
(22.78005.021)



Back Plate
(22.78006.031)



BACK PLATE
(60.3EQ19.001)



ILMCOVER
(42.3EQ28.002)



<Variant Name>



wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei



File CPU uLGA 1150_2



Size C Document Number ROSA General-SFF Rev -1A

Date: Thursday, August 15, 2013 Sheet 11 of 51

15 M_DATA_A[0..63]  

17 M_DATA_B[0..63]  

15 M_DQS_A_DP[0..7]  

15 M_DQS_A_DN[0..7]  

15 M_MAA_A[0..15] <<<>>>
 17 M_MAA_B[0..15] <<<>>>

 15 M_WE_A_N <<<>>>
 15 M_CAS_A_N <<<>>>
 15 M_RAS_A_N <<<>>>
 15 M_SBS_A0 <<<>>>
 15 M_SBS_A1 <<<>>>
 15 M_SBS_A2 <<<>>>

 17 M_WE_B_N <<<>>>
 17 M_CAS_B_N <<<>>>
 17 M_RAS_B_N <<<>>>
 17 M_SBS_B0 <<<>>>
 17 M_SBS_B1 <<<>>>
 17 M_SBS_B2 <<<>>>

15 M_SCS_A_N0
15 M_SCS_A_N1

15 M_SCKE_A0
15 M_SCKE_A1

15 M_ODT_A0
15 M_ODT_A1

17 M_SCS_B_N0
17 M_SCS_B_N1

17 M_SCKE_B0
17 M_SCKE_B1

17 M_ODT_B0
17 M_ODT_B1

15 CK_M_DDR0_A_DP
15 CK_M_DDR0_A_DN
15 CK_M_DDR1_A_DP
15 CK_M_DDR1_A_DN




17 CK_M_DDR0_B_DP
17 CK_M_DDR0_B_DN
17 CK_M_DDR1_B_DP
17 CK_M_DDR1_B_DN

```


15,17 DDR3_DRAMRST_N  <<
17  DIMM_DQ_CPU_VREF_B  >>
15  DIMM_DQ_CPU_VREF_A  >>

```


14,19,21,39 PWRGD_3V >>




Put R333 near PCH side for V_CPU_VCCIO2PCH is for PCH power



PLACE CAPS AT TOP SOCKET EDGE



PLACE ALL 0805 CAPS INSIDE CPU SOCKET CAVITY



DEFENSIVE DESIGN PWR_DEBUG

2012/12/04 Ryan removed,

CPU Power Capacitor Quantity

Net	CAP	AMOUNT
Vcore	22uf 0805	22
V_SM	22uf 0805	4+5 (R)

<Variant Name>

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsinchu, Taipei

File
CPU uLGA 1150_4


Size
C Document Number
ROSA General-SFF

Date
Thursday, August 15, 2013


Rev
-1A

Sheet
13 of 51


XDP for CPU






XDP for PCH




LPC DEBUG PORT



XDP for CPU





LPC DEBUG PORT



XDP for PCH

Place R817, R764, R766, R812 close to PCH
Place R811, R818 close to PCH XDP connector side



2012/12/15 delete reserve R815

<Variant Name>

wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

File		
XDP/80 PORT HEADER/APS		
Size	Document Number	Rev
C	ROSA General-SFF	-1A
Date:	Thursday, August 15, 2013	Sheet 14 of 51

TBD

<Variant Name>



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

TBD

Size
A

Document Number
ROSA General-SFF


Rev
-1A

Date: Thursday, August 15, 2013

Sheet 16 of 51

TBD

<Variant Name>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei
Title TBD		
Size A	Document Number ROSA General-SFF	Rev -1A
Date:	Thursday, August 15, 2013	Sheet 18 of 51

LPC

14.39 L_AD0

14.39 L_AD1

14.39 L_AD2

14.39 L_AD3

14.39 L_FRAME_N

HD LINK

36 AUD_LINK_BCLK

36 AUD_LINK_RST_N

36 AUD_LINK_SCK

36 AUD_LINK_SYNC

36 AUD_LINK_SDO_R

SMBUS

26.39.42.43 SMB_CLK_RESUME

26.39.42.43 SMB_DATA_RESUME

39 SMLCLK_PCH

39 SMLDATA_PCH

JTAG

14 PCH_JTAG_RST_R

14 PCH_JTAG_TCK

14 PCH_JTAG_TDI

14 PCH_JTAG_TDO

14 PCH_JTAG_TMS

PWR MANAGER

10.46 H_DRAMPWRGD

10.14 H_PWRGD

10 FP_RST_DBR_N

12.14.21.39 PWRGD_3V

39 SSMRST_SDO_N

14.50 VR_READY

39.46.48.50 SLP_S3_N

39.45.47 SLP_S4_N

14.39 SW_ON_N

GPIO/MISC

10.50 H_SKT0CC_N

23 PCH_INTVIRNEN

39 PCH_SIO_DPWRCK

23 DSWVRNEN

39 LPC_PME_N

43 WFLRFR_EN

34 FB_USBF1_DET

23 IGC_EN_N

26 GPIO_PCIE_RESET

39 PCH_GP15

46 MINI_POWER_CTRL

45 MTST_ID

43 MINI_CLKREQ_WLAN

39 IO_SMI_N

22 BOARD_ID_1

46 USB_PWR_CRL1

39 SUS_SACK_N
















39 SUS_WARMB

48 SLP_S0N

23 SPRK

34 FB_USBF2_DET

43 FP_RST_PCH_N



CPU CLOCK

10 CK_PE_100M_MCP_DN
10 CK_PE_100M_MCP_DP

PCI CLOCK

39 CK_P_33M_TPM
14 CK_P_33M_LPCP80
22 CK_PCH_33M_FB
39 CK_P_33M_SIO

PCIE CLOCK


10 CK_DPNS_R_DN
10 CK_DPNS_R_DP
11 CK_DP_DN
11 CK_DP_DP
14 CK_100M_CPU_XDP_DN
14 CK_100M_CPU_XDP_DP
26 CK_PE_100M_16PORT_DN
26 CK_PE_100M_16PORT_DP
35 CK_GLAN_DN
35 CK_GLAN_DP
43 CK_PCIE1_WLAN_DN
43 CK_PCIE1_WLAN_DP
42 CK_PCIE1_PCIE1_DN
42 CK_PCIE1_PCIE1_DP

14M and 48M CLOCK

39 CK_48M_SIO2
39 CK_48M_SIO2
39 CK_14M_TPM
39 CK_14M_TPM

GPIO

43 BT_RADIO_CL



<Variant Name>

25 SATAHDR_RX_DN0

25 SATAHDR_RX_DP0

25 SATAHDR_TX_DN0

25 SATAHDR_TX_DP0

25 SATAHDR_RX_DN1

25 SATAHDR_RX_DP1

25 SATAHDR_TX_DN1

25 SATAHDR_TX_DP1

23	SATA1GP	⇨
23	SATA2GP	⇨
23	SATA3GP	⇨

```

10,39 H_PECI <<
10 H_PM_SYNC_0 <<
12,14,19,39 PWRGD_3V <<
36 FP_AUD_DETECT <<
39 A20GATE <<
39 KBRST_N <<
39 SER_IRQ <<
10,14 PLTRST_CPU_N <<
26 PCIE16_PRSTNT2_N >>
45 CHASSIS_ID_1 >>
45 CHASSIS_ID_0 >>
22 BOARD_ID_0 >>
42 PCIE1X_PRSTNT2_N <<

```

```

28 DDP_C_CTRL_CLK <= <<>>
28 DDP_C_CTRL_DATA <= <<>>


```

```

27 VGA_HSYNC_3V
27 VGA_VSYNC_3V
27 VGA_RED
27 VGA_GREEN
27 VGA_BLUE
27 VGA_PCH_DDCSDA
27 VGA_PCH_DDCSCL

```

GPIO49 CAN BE USE AS PCIE/MSATA MUX SELECT IN LPT



CLOSE TO PCH :<250 MIL TO PIN BALLS

DMI

11 DMI_MT_IR_DN[0..3]
11 DMI_MT_IR_DP[0..3]
11 DMI_IT_MR_DN[0..3]
11 DMI_IT_MR_DP[0..3]

PCIE

42 HSI_DN3
42 HSI_DP3
42 HSO_C_DN3
42 HSO_C_DP3
43 HSI_DN4
43 HSI_DP4
43 HSO_C_DN4
43 HSO_C_DP4
35 HSI_DN5
35 HSI_DP5
35 HSO_C_DN5
35 HSO_C_DP5

USB2.0

33 USB_PCH_DN0
33 USB_PCH_DP0
33 USB_PCH_DN1
33 USB_PCH_DP1
34 USB_PCH_DN2
34 USB_PCH_DP2
34 USB_PCH_DN3
34 USB_PCH_DP3
34 USB_PCH_DN4
34 USB_PCH_DP4
43 USB_PCH_DN5
43 USB_PCH_DP5
31 USB_PCH_DP8
31 USB_PCH_DP9
31 USB_PCH_DP10
30 USB_PCH_DP11
30 USB_PCH_DP11
33 USB_OC_01*
34 USB_OC_23*
34 USB_OC_45*
31 USB_OC_89*
30 USB_OC_1011*

USB3.0

30 USB3_TX2_C_DN
30 USB3_TX2_C_DP
33 USB3_TX1_C_DN
33 USB3_TX1_C_DP
33 USB3_TX0_C_DN
33 USB3_TX0_C_DP
30 USB3_RX2_DN
30 USB3_RX2_DP
33 USB3_RX1_DN
33 USB3_RX1_DP
33 USB3_RX0_DN
33 USB3_RX0_DP

FDI

11 FDI_TX_DN[0..1]
11 FDI_TX_DP[0..1]
11 FDI_INT
11 FDI_CS[0..1]

OTHERS

20 CK_PCH_33M_FB
43 W1_DETECT_USB
2128 DDSP_C_HPD
27 VGA_DET
2639 PLTRST_N
23 P_GNT_N1
23 P_GNT_N2
23 P_GNT_N3
21 BOARD_ID_0

PCIE1 CONN

LAN

Mini PCIE1 SLOT

2012/12/12

For Layout, swapping

OLD NET: NET 'USB3_TX1_C_DN' U29.B18
NEW NET: NET 'USB3_TX1_C_DN' U29.G18
OLD NET: NET 'USB3_RX2_DN' U29.G18
NEW NET: NET 'USB3_RX2_DN' U29.B15
OLD NET: NET 'USB3_TX1_C_DP' U29.C18
NEW NET: NET 'USB3_TX1_C_DP' U29.H18
OLD NET: NET 'USB3_RX2_DP' U29.H18
NEW NET: NET 'USB3_RX2_DP' U29.B16
OLD NET: NET 'USB3_TX2_C_DN' U29.B15
NEW NET: NET 'USB3_TX2_C_DN' U29.H18
OLD NET: NET 'USB3_TX2_C_DP' U29.B16
NEW NET: NET 'USB3_TX2_C_DP' U29.C18

FOR Front USB 3.0 header
and Rear USB3.0 Connector
Co-Layout

FOR Rear USB2.0 + USB 3.0

FOR Rear USB3.0

FOR Rear USB3.0

FOR Rear USB 2.0

FOR Rear USB 2.0

FOR Front USB2.0 header

FOR Mini PCIE1 slot

FOR Rear USB+LAN

FOR Rear USB+LAN

FOR Front USB 2.0 header

FOR Front USB 3.0 header

USBRBIAS PHY (R617): TIE TRACES TOGETHER CLOSE TO PINS,
WITH LENGTH NO LONGER THAN 1 INCH TO RESISTOR

USB3_RX0_DN
USB3_RX2_DN
USB3_RX0_DP
USB3_RX2_DP
USB3_TX0_C_DN
USB3_TX2_C_DN
USB3_TX0_C_DP
USB3_TX2_C_DP
R677 1 0R02-2-GP (R)
R678 1 0R02-2-GP (R)
R681 1 0R02-2-GP (R)
R689 1 0R02-2-GP (R)
R690 1 0R02-2-GP (R)
R691 1 0R02-2-GP (R)
R692 1 0R02-2-GP (R)
R699 1 0R02-2-GP (R)


65/63

Add Co-layout resistors

USB3_RX0_DN / USB3_RX0_DP; USB3_TX0_C_DN / USB3_TX0_C_DP from rear USB3.0 CONN
USB3_RX2_DN / USB3_RX2_DP; USB3_TX2_C_DN / USB3_TX2_C_DP from front USB 3.0

BOARD ID

Board ID	Mission	Sawgrass
BOARD_ID_0	0	0
BOARD_ID_1	0	0



<Variant Name>

wlstron
Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

File
Lynxpoint_FDI/PCIE/DMI/USB



Size C Document Number ROSA General-SFF

Date: Thursday, August 15, 2013 Sheet 22 of 51

FOR LPT: GP70 STRAP - USB3 PORT4
GP71 - USB3 PORT5
SOFT STRAP TO DETERMINE NATIVE FUNCTION


STRAP

- 21 SATA1GP
- 21 SATA2GP
- 21 SATA3GP
- 22 P_GNT_N1
- 10 HSW_STRAP_13
- 19 IGC_EN_N
- 19 AUD_LINK_SDO_R
- 19 SUSCLK
- 19 SPKR
- 22 P_GNT_N2
- 22 P_GNT_N3
- 19 PCH_INTVRMEN
- 19 DSWVRMEN
- 19 PCH_GP15



BOOT SELECT STRAPS


BOOT DEVICE	GNT1/ GPIO51	SATA1GP /GPIO19
LPC	0	0
SPI	1	1





DESIGN NOTE:
WEAK INTERNAL PULLUPS ON GP51. DEFAULT SPI BOOT DEVICE.




DESIGN NOTE:
FULL VOLTAGE MODE WHEN SAMPLED LOW
DMI AC COUPLING




DESIGN NOTE:
A16 SWAP OVERRIDE OVERRIDE IF SAMPLED LOW





DESIGN NOTE:
SPI OVERRIDE PROTECTION



DESIGN NOTE:
OD PLL VR ENABLE
DISABLE WHEN SAMPLED LOW









DESIGN NOTE:
LOW: TLS CIPHER SUITE WITH NO CONFIDENTIALITY.
HIGH: TLS CIPHER SUITE WITH CONFIDENTIALITY.



PCH Functional Straps


PCH EDS, Page88, Table 2-27

SPKR	The signal has a weak internal pull-down. Note: the internal pull-down is disabled after PLTRST# deasserts. If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode (Cougar Point will disable the TCO Timer system reboot feature). The status of this strap is readable via the NO REBOOT bit (Chipset Config Registers: Offset 3410h:Bit 5).
INIT3_3VB	This signal has a weak internal pull-up. Note: the internal pull-up is disabled after PLTRST# deasserts. NOTE: This signal should not be pulled low
P_GNT_N3	Top-Block Swap Override The signal has a weak internal pull-up. If the signal is sampled low, this indicates that the system is strapped to the "topblock swap" mode
PCH_INTVRMEN	Integrated 1.05 V VRMs is enabled when high NOTE: This signal should always be pulled high
P_GNT_N1	Boot BIOS Destination Selection Signal has weak internal pull-ups.
SATA1GP (GPIO19)	Boot BIOS Destination Selection Signal has weak internal pull-ups.
P_GNT_N2	The signal has a weak internal pull-up.
AUD_LINK_SDO_R	Flash Descriptor Security Override Strap .
AUD_LINK_SYNC-R	The signal has a weak internal pull-down. On Die PLL VR is supplied by 1.5V when sampled high, 1.8 V when sampled low.
PCH_GP28_PU (GPIO28) USB_CH_M2	The signal has a weak internal pull-up. The On-Die PLL voltage regulator is enabled when sampled high. When sampled low the On-Die PLL Voltage Regulator is disabled.
DF_TVS	DMI and FDI Tx/Rx Termination Voltage The signal has a weak internal pull-down.
DSWVRMEN	Deep S4/S5 Well On-Die Voltage Regulator Enable If strap is sampled high, the Integrated Deep S4/S5 Well (DSW) On-Die VR mode is enabled.
CDC_DWN_DISABLE (SATA2GP/GPIO36)	DMI RX TERMINATION VOLTAGE OVERRIDE This signal has a weak internal pull-down
PCH_GP37 (SATA3GP/GPIO37)	FDI RX TERMINATION VOLTAGE OVERRIDE This signal has a weak internal pull-down
TLS_EN (GPIO15)	The signal has a weak internal pull-down. Low = Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High = Intel ME Crypto TLS cipher suite with confidentiality A strong pull up may be needed for GPIO functionality




SATA

- 21 SATAHDR_RX_DP0
- 21 SATAHDR_RX_DN0
- 21 SATAHDR_TX_DN0
- 21 SATAHDR_TX_DP0
- 21 SATAHDR_RX_DP1
- 21 SATAHDR_RX_DN1
- 21 SATAHDR_TX_DN1
- 21 SATAHDR_TX_DP1



HDD Blue color 20.81696.007 15u"
Pin length 2.1mm



ODD White color 20.81274.007 15u"
Pin length 2.05mm

PCIEX16



- 11 EXP_A_RX_DN[0..15]
- 11 EXP_A_RX_DP[0..15]
- 11 EXP_A_TX_DP[0..15]
- 11 EXP_A_TX_DN[0..15]
- 20 CK_PE_100M_16PORT_DP
- 20 CK_PE_100M_16PORT_DN






OTHERS

- 19,39,42,43 SMB_CLK_RESUME
- 19,39,42,43 SMB_DATA_RESUME
- 19,35,42,43 WAKE_N
- 21 PCIE16_PSRNT2_N
- 19 GPIO_PCIE_RESET
- 22,39 PLTRST_N
- 42,43 PLTRST_PCIE_SLOTS_N



w/o Latch: 20.50352.164
with Latch: 20.50356.164

PCIEx16 CONN may need LATCH if supporting 75W GFX Card







- 11 DDSP_C_TX_DP_0
- 11 DDSP_C_TX_DN_0
- 11 DDSP_C_TX_DP_1
- 11 DDSP_C_TX_DN_1
- 11 DDSP_C_TX_DP_2
- 11 DDSP_C_TX_DN_2
- 11 DDSP_C_TX_DP_3
- 11 DDSP_C_TX_DN_3
- 21 DDPC_CTRL_CLK
- 21 DDPC_CTRL_DATA
- 21,22 DDSP_C_HPD




ESD



TBD

<Variant Name>


		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei
Title TBD		
Size A	Document Number ROSA General-SFF	Rev -1A
Date:	Thursday, August 15, 2013	Sheet 29 of 51

```

22 USB3_RX2_DN
22 USB3_RX2_DP
22 USB3_TX2_C_DN
22 USB3_TX2_C_DP

22 USB_OC_1011*
19 FB_USBF2_DET







```








Pin No.	Signal	Description
1	Vbus	Power
2	IntA_P1_SSRX-	USB3 ICC Port1 SuperSpeed Rx-
3	IntA_P1_SSRX+	USB3 ICC Port1 SuperSpeed Rx+
4	GND	GND
5	IntA_P1_SSTX-	USB3 ICC Port1 SuperSpeed Tx-
6	IntA_P1_SSTX+	USB3 ICC Port1 SuperSpeed Tx+
7	GND	GND
8	IntA_P1_D-	USB3 ICC Port1 D- (USB2 Signal D-)
9	IntA_P1_D+	USB3 ICC Port1 D+ (USB2 Signal D+)
10	ID	Over Current Protection
11	IntA_P2_D+	USB3 ICC Port2 D+ (USB2 Signal D+)
12	IntA_P2_D-	USB3 ICC Port2 D- (USB2 Signal D-)
13	GND	GND
14	IntA_P2_SSTX+	USB3 ICC Port2 SuperSpeed Tx+
15	IntA_P2_SSTX-	USB3 ICC Port2 Super Speed Tx-
16	GND	GND
17	IntA_P2_SSRX+	USB3 ICC Port2 SuperSpeed Rx+
18	IntA_P2_SSRX-	USB3 ICC Port2 SuperSpeed Rx-
19	Vbus	Power

22 USB_PCH_DN8
22 USB_PCH_DP8
22 USB_PCH_DN9
22 USB_PCH_DP9
35 LAN_MDIO_DP
35 LAN_MDIO_DN
35 LAN_MDIO1_DP
35 LAN_MDIO1_DN
35 LAN_MDIO2_DP
35 LAN_MDIO2_DN
35 LAN_MDIO3_DP
35 LAN_MDIO3_DN
35 SPEED_100_N
35 SPEED_1000_N
35 LINK_ACTIVITY_N
22 USB_OC_89"

REAR USB+LAN



	Giga	100	10
Link	Orange	Green	X
Act	Blink	Blink	Blink



<Variant Name>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title USB+RJ45		
Size C	Document Number ROSA General-SFF	Rev -1A
Date Thursday, August 15, 2013	Sheet 31	of 51

TBD

<Variant Name>



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

TBD

Size
A

Document Number
ROSA General-SFF

Rev
-1A


Date: Thursday, August 15, 2013

Sheet 32 of 51


22 USB_PCH_DN0
22 USB_PCH_DP0
22 USB_PCH_DN1
22,30 USB_PCH_DN1

22 USB3_RX1_DN
22 USB3_RX1_DP
22 USB3_TX1_C_DN
22 USB3_TX1_C_DP
22 USB_PCH_DP1
22 USB_OC_01*






22 USB3_RX0_DN
22 USB3_RX0_DP
22 USB3_TX0_C_DN
22 USB3_TX0_C_DP




USB 3.0



USB 2.0




Title			
USB2.0			
Size C	Document Number		Rev
	ROSA General-SFF		-1A
Date:	Thursday, August 15, 2013	Sheet	34 of 51



TBD


<Variant Name>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei
Title DSW		
Size A	Document Number ROSA General-SFF	Rev -1A
Date:	Thursday, August 15, 2013	Sheet 38 of 51

SIO FAN CONTROL

39 CPU_FAN_CTRL_SIO >>>
39 CPU_FAN_TACH_SIO <<<


CPU FAN







SYS FAN

2012/12/04 Ryan removed, ME Height filed


PCB MOUNTING HOLES



<Variant Name>		
wistron		
Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei		
Title FAN CIRCUITS/HOLE		
Size B	Document Number ROSA General-SFF	Rev -1A
Date:	Thursday, August 15, 2013	Sheet 40 of 51







PCIEX1 CONN




Wireless Card(Present support EP/SP)

- 19 WIFI_RF_EN
- 26,42 PLTRST_PCIE_SLOTS_N
- 19,26,39,42 SMB_CLK_RESUME
- 22 SMB_DATA_RESUME
- 22 USB_PCH_DN5
- 22 USB_PCH_DP5
- 22 W1_DETECT_USB
- 19 WAKE_N
- 19 MINI_CLKREQ#_WLAN
- 19 OK_PCIE1_WLAN_DN
- 26,42 OK_PCIE1_WLAN_DP
- 22 HSI_DN5
- 22 HSI_DP5
- 19 HSO_C_DN5
- 26,42 HSO_C_DP5
- 26,42 BT_RADIO_CL




TBD


<Variant Name>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title EMC			
Size A	Document Number ROSA General-SFF		Rev -1A
Date:	Thursday, August 15, 2013	Sheet	44 of 51

ATX CONNECTOR




FRONT PANEL HEADER




White LED Amber LED


S0	White
S3	Amber
S4	LED off
No Post	Amber
Failure to Post	Amber (blinking)



V_3P3_PCIVAUX DUAL





DIMM 5V_DUAL





	S0	S3	S5	DS
5V_DUAL	VCC	V_5P0_A	V_5P0_A	0

5V_DUAL DIMM CONTROL




5V_DUAL USB CONTROL



	S0	S3	S5	DS
5VDUAL_USB_R	VCC	SB5V	0	0
5VDUAL_USB_F	VCC	SB5V	0	0


S0	S3	S5	DS
H	H	L	L

84.00172.A37 SIR172ADP 84.SRA12.037 SIRA12DP
Vgs @ 4.5V, Vgs @ 4.5V,
Id = 12.9A, Id = 20A,
Rds(on) = 8.5-10.5mohm, Rds(on) = 4.4-6.0mohm,




DDR3 MEM_VTT (0.75V)


$l_{omax}=1A$




V_3P3_A 1.5A



SB5V/SB3V




V_1P05_PCH




V_1P5_PCH

Iomax=0.65A



TBD

<Variant Name>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei
Title ME POWER		
Size A	Document Number ROSA General-SFF	Rev -1A
Date:	Thursday, August 15, 2013	Sheet 49 of 51

SharkBay VR12.5 POWER CKT - 3 PHASE

